

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
Patent Application

I hereby certify that this transmittal of the below described documents is being deposited with the United States Postal Service in an envelope bearing Express Mail Postage and an Express Mail label, with the below serial number, addressed to the Commissioner of Patents and Trademarks, Washington, D.C., 20231, on the below date of deposit.			
Express Mail Label No.:	EJ380424891US	Name of Person Making the Deposit:	TONY CHOU
Date of Deposit:	03/24/99	Signature of the Person Making the Deposit:	<i>Tony Chou</i>

Inventor(s): Suryanarayana Duggirala, Rohit Kapur and Thomas W. Williams

Title: SYSTEM AND METHOD FOR HIGH-LEVEL TEST PLANNING FOR LAYOUT

The Commissioner of Patents and Trademarks
 Washington, D.C. 20231

Sir:

Transmittal of a Patent Application
 (Under 37 CFR §1.53)

Transmitted herewith is the above identified patent application, including:

- ☒ Specification, claims and abstract, totaling 39 pages.
- ☐ Formal drawings, totaling _____ pages.
- ☒ Informal drawings, totaling 8 pages.
- ☒ Declaration and Power of Attorney.
- ☐ Information Disclosure statement.
- ☐ Form 1449
- ☒ Assignment(s)
- ☒ Assignment Recordation Form (duplicate)
- ☐ Preliminary Amendment

FEES DUE

The fees due for filing the specification pursuant to 37 C.F.R. § 1.16 and for recording of the Assignment, if any, are determined as follows:

CLAIMS					
	NO. OF CLAIMS		EXTRA CLAIMS	RATE	FEES
Basic Application Fee					\$760.00
Total Claims	26	Minus 20=	6	X \$18 =	\$108.00
Independent Claims	4	Minus 3=	1	X \$78=	\$78.00
If multiple dependent claims are presented, add \$260.00					\$0.00
Add Assignment Recording Fee of \$40.00 If Assignment document is enclosed					\$40.00
TOTAL APPLICATION FEE DUE					\$986.00

PAYMENT OF FEES

The full fee due in connection with this communication is provided as follows:

1. Not enclosed
 - ☐ No filing fee is to be paid at this time.
2. Enclosed
 - ☒ Filing fee
 - ☒ Recording assignment
 - ☐ Petition fee for filing by other than all the inventors or person on behalf of the inventor where inventor refused to sign or cannot be reached
 - ☐ For processing an application with specification in a non-English language
 - ☐ Processing and retention fee
 - ☐ Fee for international-type search report
 - ☒ The Commissioner is hereby authorized to charge any additional fees associated with this communication or credit any overpayment to Deposit Account No.: 23-0085. A duplicate copy of this authorization is enclosed.
 - ☒ A check in the amount of \$986.00
 - ☐ Charge any fees required or credit any overpayments associated with this filing to Deposit Account No.: 23-0085.

This application is filed pursuant to 37 C.F.R. § 1.53 in the name of the above-identified Inventor(s).

Please direct all correspondence concerning the above-identified application to the following address:

WAGNER, MURABITO & HAO
Two North Market Street, Third Floor
San Jose, California 95113
(408) 938-9060

- ☒ This transmittal ends with this page.

Respectfully submitted,

Date: March 24, 1999

By: Wilfred H. Lam
Wilfred H. Lam
Reg. No. 41,923

UNITED STATES PATENT APPLICATION
FOR

SYSTEM AND METHOD FOR HIGH-LEVEL
TEST PLANNING FOR LAYOUT

INVENTORS:

Suryanarayana Duggirala

Rohit Kapur

Thomas W. Williams

Prepared By:

WAGNER, MURABITO & HAO
TWO NORTH MARKET STREET
THIRD FLOOR
SAN JOSE, CALIFORNIA 95113
(408) 938-9060

SYSTEM AND METHOD FOR HIGH-LEVEL TEST PLANNING FOR LAYOUT

5

FIELD OF THE INVENTION

The field of the present invention pertains to the field of electronic design automation. More particularly, the present invention pertains to test and floorplanning equivalent processes within the field of electronic design automation of integrated circuit devices.

BACKGROUND OF THE INVENTION

The rapid growth of the complexity of modern electronic circuits has forced electronic circuit designers to rely upon computer programs to assist and automate most steps of the circuit design process. Typical circuits today contain hundreds of thousands or millions of individual pieces or "cells." Such a design is much too large for a circuit designer or even an engineering team of designers to manage effectively manually. To automate the circuit design and fabrication of integrated circuit devices, electronic design automation (EDA) systems have been developed.

An EDA system is a computer software system designers use for designing integrated circuit (IC) devices. The EDA system typically receives

one or more high level behavioral descriptions of an IC device (e.g., in HDL languages like VHDL, Verilog, etc.) and translates this high level design language description into netlists of various levels of abstraction. At a higher level of abstraction, a generic netlist is typically produced based on technology independent primitives. The generic netlist can be translated by the EDA system into a lower level technology-specific netlist based on a technology-specific library that has gate-specific models for timing and power estimation. A netlist describes the IC design and is composed of nodes (elements) and edges, e.g., connections between nodes, and can be represented using a directed cyclic graph structure having nodes which are connected to each other with signal lines. The netlist is typically stored in computer readable media within the EDA system and processed and verified using many well known techniques. The netlist is then used to generate a physical device layout in mask form which can be used to directly implement structures in silicon to realize the physical IC device.

As ASICs and other complex integrated circuits have become more complex and more dense, they have become progressively harder to test in order to ensure correct and complete functionality. For example, with current technology, as the number of gates and transistors increase, the time which an ASIC spends in testing increases as well. This increase incurs an additional cost on ASIC manufacturing. The testing cost can be very significant for the latest and largest ASIC designs. In addition, as more complex systems-on-a-

chip devices proliferate, which, for example, integrate complex logic units (integer units, floating point units, memory, etc.) into a single chip, and as newly-designed processors begin to take advantage of the ability to integrate large quantities of memory on-chip, it has become necessary to increase the comprehensiveness, efficiency, and accuracy of the design checking and testing schemes utilized to ensure proper operation of these devices (e.g., ASICs, complex integrated circuits, field programmable gate arrays, etc.).

Thus, an increasingly important part of the logic synthesis process involves designing for testability. Programs that aid in the testability process of logic synthesis are called design for test (DFT) processes. One approach to DFT is to take the netlist generated from a compiler and add and/or replace certain memory cells and associated circuitry with special memory cells that are designed to allow the application of test vectors to certain logic portions of the integrated circuit. The act of applying test vectors is called stimulation of the design, and the special memory cells and associated circuitry are referred to as DFT implementations. The same memory cells can be used to capture the output of the circuitry for observation and compare this output to the expected output in an effort to determine if circuit (e.g., manufacturing) defects are present. Issues concerning controllability deal with facilitating the application of the test vectors to the circuitry to be tested. On the other hand, issues concerning observability deal with facilitating the capturing the output of the circuitry.

The portions of an integrated circuit that are designed to perform its intended or expected operational function are called its "mission mode" circuitry, while the portions added to the integrated circuit to facilitate testability are called "test mode" circuitry or DFT implementations. The resultant circuit, therefore, has two functional modes, mission and test.

An exemplary flow chart diagram of a typical design automation process, including a DFT process, is shown in Figure 1. The process 100 described with respect to this flow chart is implemented within a computer system in a CAD environment. Within the process 100, a circuit designer first generates a high-level description 105 of a circuit in a hardware description language such as VHDL or Verilog. The high-level description 105 is then converted into a netlist 115 by using a computer implemented synthesis process 110 such as the "Design Compiler" by Synopsys, Inc., of Mountain View, California. A netlist 115 is a description of the electronic circuit which specifies what cells compose the circuit and which pins of which cells are to be connected together using interconnects ("nets"). At this point the netlist 115 consists of "mission mode" circuitry.

At block 120, a constraint-driven scan insertion process is performed to implement testability cells or "test mode" cells into the overall integrated circuit design. In this process 120, memory cells of the netlist 115 are replaced with

scannable memory cells that are specially designed to apply and observe test vectors or patterns to and from portions of the integrated circuit. In addition, process 120 performs linking groups of scannable memory cells ("scan cells") into scan chains so that the test vectors can be cycled into and out of the integrated circuit design. The output of the scan insertion process 120 is a scannable netlist 125 that contains both "mission mode" and "test mode" circuitry.

The scannable netlist 125, however, does not contain any information with respect to the physical design of the circuit. For example, the netlist 125 does not specify where the cells are placed on a circuit board or silicon chip, or where the interconnects run. Determining this physical design information is the function of a computer controlled layout process 130.

The layout process 130 first finds a location for each cell on a circuit board or silicon chip. The locations are typically selected to optimize certain objectives such as wire length, circuit speed, power consumption, and/or other criteria, and subject to the condition that the cells are spread evenly over the circuit board or silicon chip and that the cells do not overlap with each other.

The layout process 130 also generates the wire geometry based on the placement information for connecting the pins of the cells together. The output of the automatic cell layout process 130 includes cell placement data structures

and wire geometry data structures 135 that are used to make the final geometric database needed for fabrication of the circuit.

The layout of a typical design is not influenced by the test mode logic.

5 Therefore, the layout process 130 in some cases may break up the scan chains and place the scan cells in such a way that the layout of the mission mode circuitry is not affected. The layout process 130 then reconnects the scan chain based on the placement of the scan cells. This process is also known as placement-based scan chain re-ordering.

10

Placement-based scan chain re-ordering works well in single clock domains, but does not work well in modern IC designs that have multiple clock domains or sequential elements that trigger on different clock edges (e.g., that have different edge sensitivities). Complications arise when a particular order
15 is picked by the constraint-driven scan insertion process 120 and the layout process 130 violates the essence of this order. For example, scan insertion process 120 may configure a scan chain such that negative-edge triggered scan cells precede positive-edge triggered scan cells. In this case, placement-based scan chain re-ordering may mix memory cells with different clock edges,
20 resulting in incorrect functionality of the circuit.

Accordingly, there exists a need for a process and system for placing and routing the test mode logic without significant impact to the layout of mission

mode circuitry. What is also needed is a process and system for constructing scan chains that is not purely based on placement of the functional logic. What is yet further needed is a process and system for re-ordering scan cells that does not nullify ordering limitations predefined by DFT processes. The present invention provides these advantages and others not recited above but described in the following.

SMSV-A1008-035

SUMMARY OF THE INVENTION

A computer implemented process and system are described for providing layout planning for test mode circuitry of an integrated circuit design. The present invention provides a floorplanning equivalent for test to take care of the link between test and layout to improve integrated circuit designs. The present invention feeds forward detailed information to the layout process to improve the ordering of scan cells that are determined during the layout process.

The novel process includes the steps of partitioning a scan chain into sets of re-orderable scan cells, and providing data representative of the sets of re-orderable scan cells to layout processes, e.g., placement and routing processes, as re-ordering limitations. Particularly, the re-ordering limitations restrict the rearrangement of scan cells among different sets. The placement and routing processes, however, are not restricted from rearranging the order of scan cells within the same set. In this manner, important test information can be forwarded to the layout processes to maintain selected scan cell orderings.

According to one embodiment of the present invention, the partitioning process divides the scan-chain into a number of sets based on clock domain information. If the scan chain includes lock-up latches, each set is further partitioned into a plurality of subsets based on the position of the lock-up latches. If the scan chain includes reconfigurable multiplexers, each subset containing reconfigurable multiplexer is further partitioned into smaller subsets

based on the location of the reconfigurable multiplexer. In the present embodiment, the partitioning process may further divide the scan chain based on surrounding cone logic and SSO (Simultaneous Switching Outputs) requirements. Data representative of the resulting sets are then provided to the layout processes, e.g., place-and-route processes, to be used as re-ordering limitations.

Embodiments of the present invention include the above and further include an electronic design automation system comprising a logic synthesis system for receiving a HDL description of an integrated circuit design and for generating a scannable netlist based on the HDL description, wherein the logic synthesis process comprises a scan-insertion process for inserting a scan chain in the integrated circuit design; a scan chain partitioning system for partitioning the scan chain into a plurality of sets of re-orderable scan cells; and a place-and-route system for generating a layout from the scannable netlist, wherein the place-and-route system re-orders the scan chain to reduce routing congestion by only rearranging re-orderable scan cells within their respective sets.

Thus, by allowing the re-ordering of scan cells within only respective sets, the present invention provides for a method of placing and routing test mode logic that makes use of important test information to thereby reduce the impact of test mode logic on the layout of mission mode circuitry. In addition, any ordering limitations predefined by DFT processes will also be recognized

by the present invention, and will be applied during placing and routing of the test mode logic. These and other advantages of the present invention not specifically mentioned above will become clear within discussions of the present invention presented herein.

5

500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and form a part of this specification, illustrate embodiments of the present invention and, together with the description, serve to explain the principles of the invention.

5

Figure 1 is an exemplary flow chart diagram of a conventional logic synthesis process.

10 Figure 2 is a computer-aided design (CAD) system including a computer system operable to implement the elements of the present invention.

Figure 3 is a flow chart diagram illustrating a test mode circuitry place-and-route process in accordance with the present invention.

15 Figure 4A is a logical block diagram of an exemplary scan chain on which the process according to the present invention can be applied.

20 Figure 4B is a logical block diagram of the exemplary scan chain shown in Figure 4A after the partitioning process in accordance with the present invention.

Figure 5A is a logical block diagram of a segment of an exemplary scan chain on which the process according to the present invention can be applied.

Figure 5B is a logical block diagram of another segment of the exemplary scan chain on which the process according to the present invention can be applied.

5

Figure 6 is a flow chart diagram illustrating a process of partitioning a scan chain according to the present invention.

Figure 6 is a flow chart diagram illustrating a process of partitioning a scan chain according to the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

In the following detailed description of the preferred embodiments, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be
5 apparent to one skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known structures and devices are not described in detail in order to avoid obscuring aspects of the present invention.

10 Some portions of the detailed descriptions which follow are presented in terms of procedures, steps, logic blocks, processing, and other symbolic representations of operations on data bits within a computer memory. These descriptions and representations are the means used by those skilled in the data processing arts to most effectively convey the substance of their work to
15 others skilled in the art. A procedure, computer executed step, logic block, process, etc., is here and generally conceived to be a self-consistent sequence of steps of instructions leading to a desired result. The steps are those requiring physical manipulations of data representing physical quantities to achieve tangible and useful results. It has proven convenient at times, principally for
20 reasons of common usage, to refer to these signals as bits, values, elements, symbols, characters, terms, numbers or the like.

It should be borne in mind, however, that all of these and similar terms are to be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities. Unless specifically stated otherwise as apparent from the following discussions, it is appreciated that throughout the present invention, discussions utilizing terms such as “receiving”, “determining”, “generating”, “associating”, “assigning” or the like, refer to the actions and processes of a computer system, or similar electronic computing device. The computer system or similar electronic device manipulates and transforms data represented as electronic quantities within the computer system’s registers and memories into other data similarly represented as physical quantities within the computer system memories into other data similarly represented as physical quantities within the computer system memories or registers or other such information storage, transmission, or display devices.

Specific aspects of the present invention are operable within a programmed computer aided design (CAD) system. A CAD system operable as a platform to implement and support elements of the present invention is shown in Figure 2. In general, the CAD system of the present invention includes a general purpose computer system 201 which includes an address/data bus 202 for communicating information including address, data, and control signals, a central processor 204 coupled with bus 202 for processing information and instructions, a volatile memory 206 (e.g., random access memory RAM) coupled

with the bus 202 for storing information and instructions for the central processor 204 and a non-volatile memory 208 (e.g., read only memory ROM) coupled with the bus 202 for storing static information and instructions for the processor 204, a data storage device 210 such as a magnetic or optical disk and disk drive coupled with the bus 202 for storing information and instructions, an optional display device 218 coupled to the bus 202 for displaying information to the computer user, an optional alphanumeric input device 214 including alphanumeric and function keys coupled to the bus 202 for communicating information and command selections to the central processor 204, an optional cursor control or directing device 216 coupled to the bus 202 for communicating user input information and command selections to the central processor 204, and a communication device 212 coupled to the bus 202 for communicating signals that are input and output from the system 201.

Program instructions executed by the CAD system can be stored in computer usable memory units such as RAM 206, ROM 208, or in the storage device 210, and when executed in a group can be referred to as logic blocks or procedures. It is appreciated that data produced at the various logic synthesis stages of the present invention, including representations of the different levels of abstraction of the integrated circuit design, such as a netlist and or re-ordering limitations and/or sets of scan cells, can also be stored in RAM 206, ROM 208 or the storage device 210 as shown in Figure 2.

The display device 218 of Figure 2 utilized with the computer system 201 of the present invention is optional and may be a liquid crystal device, cathode ray tube, or other display device suitable for creating graphic images and alphanumeric characters recognizable to the user. The cursor control device 5 216 allows the computer user to dynamically signal the two dimensional movement of a visible pointer on a display screen of the display device 218. Many implementations of the cursor control device are known in the art including a trackball, mouse, joystick or special keys on the alphanumeric input device 214 capable of signaling movement of a given direction or manner of 10 displacement.

Figure 3 is a flow diagram of a process 300 in accordance with embodiments of the present invention and its logic blocks are implemented within the computer controlled CAD system described above. As illustrated, an 15 HDL description 305 of an integrated circuit design is input into a synthesis and scan-insertion block 310. Synthesis processes of block 310 may include well known procedures such as HDL compiling procedures, logic optimization procedures, and mapping procedures.

20 Block 310 further includes scan-insertion processes (also called test insertion) for implementing testability cells or "test mode" cells into the overall integrated circuit design. In these process, memory cells of the design are replaced with scannable memory cells and other logic that are specially

designed to apply and observe test vectors or patterns to and from portions of the integrated circuit. In one particular DFT process, these scannable memory cells specially designed for test are called scan cells. Scan-insertion processes of block 310 also perform linking groups of scan cells into respective scan chains so that the test vectors can be cycled into and out of the integrated circuit design. The output of the scan insertion processes is a scannable netlist 320 that contains both mission mode and test mode circuitry. It should be appreciated that the order of the scan cells within a scan chain is not arbitrary. Rather, a certain order may be imposed on the scan cells by the scan insertion processes.

The scannable netlist 320 is then input to the scan chain partitioning process block 330 of the present invention. A goal of process 330 is to identify sets of memory elements such that the order of the scan cells within that set does not matter. At one extreme, all scan memory elements can be included in a set within which the elements can be re-ordered in any fashion. This would be a typical solution where layout does not need to worry about test aspects of the design. At the other extreme, there are as many sets as there are memory elements in the design. That is, every memory element is in a different set for re-ordering. This set is the most restrictive from the layout perspective as no re-ordering can be done. One can view this example to be that the test requirements were so stringent that they dictated the ordering of the scan chain.

Particularly, the scan chain partitioning process block 330 partitions the scan chain based on clock domains, edge sensitivity types, skew tolerance levels, BIST (Built-In Self Test) cone logic feeding, and SSO (Simultaneous Switching Output) requirements of the scan cells. The result of the partitioning process 330 includes data representative of the sets of re-orderable scan cells 340. For simplicity, the data representative of the sets of re-orderable scan cells 340 is referred to as "partitioning information" 340.

Referring again to Figure 3, the scannable netlist 320 and the partitioning information 340 are input into layout processes represented as a place-and-route process 350. The place-and-route process 350 first finds a coordinate location for each cell on a circuit board or silicon chip based on certain heuristics designed to minimize relationships impacting area, timing, etc. of the netlist circuit. The locations are selected to optimize certain objectives such as wire length, circuit speed, power consumption, and/or other criteria, and subject to the condition that the cells are routable, e.g., that the cells are spread evenly over the circuit board or silicon chip, and that the cells do not overlap with each other. Significantly, in accordance with the present invention, place-and-route process 350 is restricted from re-ordering scan cells among different sets of re-orderable cells. In other words, process 350 may only re-order the scan cells of the same set. The placement locations and wire geometry are optimized for the scan cells contained in the same set, and this is done for each set separately. The output of this placement and routing process 350 includes cell placement

data structures and wire geometry data structures 355 of a properly ordered scan cells.

After the cell placement and wire geometry data structures 355 of the integrated circuit design are produced, other computer-aided design processes 360 continue until the integrated circuit design can be fabricated into an integrated circuit 365.

Figure 4A a logical block diagram illustrating an exemplary scan chain 410 before the scan chain partitioning process (e.g., process 330) according to the present invention is applied. As shown, scan chain 410 consists of twenty scan cells 420a-420t linked together to form a shift register configuration. For simplicity, the combinational logic surrounding the scan chain 410 is not illustrated.

Figure 4B illustrates the scan chain 410 after the scan chain partitioning process according to the present invention is applied. As illustrated, scan chain 410 includes six sets of re-orderable scan cells. The first set 430a includes scan cells 420a-420d, the second set 430b includes scan cell 420e, the third set 430c includes scan cells 420f-420l, the fourth set 430d includes scan cells 420m-420n, the fifth set 430e includes scan cells 420o-420r, and the sixth set 430f includes scan cells 420s-420t. According to the present invention, the cells within each set 430a-430f are re-orderable among cells of the same set.

Inter-set re-ordering, however, is not allowed. For example, the scan cells 420a-420d of the first set 430a may be re-ordered among themselves. Scan cells 420a-420d may not be re-ordered with scan cells 420q of the fifth set 430e.

5

Figure 5A is a logical block diagram of an exemplary scan chain segment 510 on which the present invention can be applied. For simplicity, scan chain segment 510 is referred to herein as "scan chain" 510. As illustrated, the scan chain 510 includes scan cells 520a-520d and a lock-up latch 524 coupled between cells 520a-520b and cells 520c-520d. The scan cells 520a-520d in this example consist of multiplexed D input flip-flops which are linked together to form a shift register configuration.

In the illustrated example, the scan cells 520a-520d are analogous.

Thus, for simplicity, only one cell 520a is described herein. The D input of the flip-flop 530a is coupled to the output of the multiplexer 523 which has a select line input 525, called the scan enable or SE line. The data inputs to the multiplexer 523 are an I input 529 and a SI shift input 527 which originates from a previous scannable memory cell, or from a primary input if the cell is the first cell in the scan chain 510. It is appreciated that the output of the mission mode logic or combination logic 550 is coupled to the I inputs 529 of the scan cells 520a-520d. Each of the cells 520a-520d also includes a CLK input line 531 for receiving a scan clock signal. The output 533 of cell 520a is routed to

combination logic 550, and is also routed to the SI input 527 of another scannable memory cell 520b, or to a primary output, if the cell is the last cell of the scan chain 510. It is appreciated that Q or /Q output pin can be utilized in the chain configuration.

5

In the present exemplary scan chain 510, scan cells 520a-520b include positive-edge triggered flip-flops 530a-530b, and cells 520c-520d include negative-edge triggered flip-flops 530c-530d. The lock-up latch 524 is inserted in order to capture the output of cell 520b such that the output is available to the
10 cell 520c at the negative edge of the next clock cycle. It would be advantageous to maintain the ordering of the negative-edge triggered scan cells 520a-520b and the positive-edge triggered scan cells 520c-520d in the physical design. The connection between cells 520a-520b and the connection between cells 520c-520d are less important.

15

Therefore, according to the present invention, scan chain 510 is partitioned into two sets 560a and 560b. Particularly, set 560a includes positive-edge triggered memory cells 520a-520b, and set 560b includes negative-edge triggered memory cells 520c-520d. Further, in the present
20 embodiment, data representative of the sets 560a and 560b are stored in data structure 340 (Figure 3) and are imposed on the layout processes 350 to prevent the re-ordering of scan cells among different sets. Layout process 350,

however, are allowed to freely rearrange the order of the cells 520a-520b of set 560a, and the order of the cells 520c-520d of set 560b.

Figure 5B is a logical block diagram illustrating another scan chain segment 515 on which the present invention can be applied. As illustrated, the scan chain segment 515 includes scan cells 520p-520t which consist of multiplexed D input flip-flops linked together to form a shift register configuration. Also illustrated is clock buffer 524 which is inserted on the clock signal line 531 between cells 520s and 520t.

In the particular embodiment as illustrated, scan chain set 515 may be partitioned into three sets of scan cells: a first set 560p consisting of scan cells 520p-520q, a second set 560q consisting of scan cells 520r-520s, and a third set 560r consisting of scan cell 520t. According to the present embodiment, re-ordering constraints are imposed on the layout processes (e.g., process 350) to restrict the re-ordering of scan cells among different sets. According to the present invention, layout tools are allowed to freely re-order of the cells within their respective sets. The layout tools, however, may not rearrange the order of scan cells among different sets. For instance, scan cells within the first set 560p may not be interchanged with cells within the second set 560q or the third set 560r.

It should be appreciated that the scan chain segments 510 and 515 of Figures 5A and 5B are described for illustration purposes only, and that scan chains may be partitioned according to other criteria. For example, a scan chain may be partitioned based on the clock domain associated with each cell.

5 If the scan chain includes reconfigurable multiplexers, the scan chain may be partitioned based on the position of the reconfigurable multiplexers. The scan chain may also be partitioned based on surrounding cone logic feeding and SSO (Simultaneous Switching Outputs) requirements of the scan cells. These alternative techniques are described below.

10

Figure 6 is a flow chart diagram illustrating steps of scan chain partitioning process 330 according to the present invention. Process 330 can be implemented as program code stored in computer readable memory units of system 201 and executed on processor 204. In the following description, an exemplary scan chain 605 is partitioned to illustrate the process of the present invention. For simplicity, it is assumed that the scan chain 605 is generated by synthesis and scan insertion processes (e.g., process 310), and that the scan cells are initially arranged in an order dictated by such processes. The initial order is typically based on the hierarchical order of the netlist and/or based on

15

20 clock constraints.

As illustrated in Figure 6, at step 610, the scan chain 605 is partitioned into subsets 615 (including subsets 615a-615b) based on clock domain

information. In the present embodiment, scan cells of each subset share a common clock domain. For instance, scan cells subset 615a may share a first clock domain, and scan cells of subset 615b may share a second clock domain. For simplicity, only two subsets are illustrated for each partitioning step.

- 5 However, it should be appreciated that the number of subsets formed by each partitioning step is arbitrary.

The present invention recognizes that scan cells should be configured such that mixing of edges is minimized. To that end, synthesis and scan-
10 insertion processes (e.g., process 310) may group scan cells of the same edge sensitivity type together, and may insert lock-up latches between different groups of scan cells having the same edge-sensitivity type. Therefore, routing should maintain the position of lock-up latches which are not typically visible by the layout process 350. According to the present invention, in order to forward
15 such ordering information to layout processes, subsets 615 are individually partitioned based on the respective edge sensitivity types of the scan cells at step 620. Partitioning can be based on the positions of lock-up latches with respect to scan cells of the pertinent subset. As illustrated, smaller subsets 625 (including subsets 625a-625b), which are separated by lock-up latches, are
20 formed as a result of the partitioning of one subset 615. It should be understood that all subsets 615 are similarly partitioned by step 620. However, only the ramification of partitioning one subset 615b is illustrated for simplicity.

Typically, multiplexers are used to reconfigure scan chains in different modes of operation. These reconfigurable multiplexers are, therefore, boundaries of different segments of the scan chain. In a BIST (Built-In Self Test) environment, the size of each segment should be maintained. Therefore, if the scan chain 605 includes reconfigurable multiplexers, it would be desirable to ensure that the layout process 350 maintains the connections of the reconfigurable multiplexers. Accordingly, at step 630, subsets 625 are individually partitioned according to the positions of re-configurable multiplexers with respect to scan cells of the pertinent subset. Also illustrated in Figure 6 is one subset 625n that is partitioned into smaller subsets 635.

It is appreciated that, within the present invention, not all clocks have the same importance. For instance, in Level Sensitive Scan Designs (LSSD), the system clock is more important than the B clock, which is in turn more important than the A clock. Therefore, in dealing with clock skew tolerance, step 640 may take the hierarchical relationship of the skew tolerance of the clocks into consideration when partitioning. According to the present invention, at step 640, subsets 635 are individually partitioned based on the skew tolerance levels of the scan cells. As illustrated, one subset 635n is partitioned into smaller subsets 645. Partitioning can be based on the positions of the clock buffers with respect to the scan cells of the pertinent set.

In a BIST (Built-In Self Test) environment, it is a desirable goal to avoid dependencies in values scanned into the scan chains that are fed by the same LFSR (Linear Feedback Shift Register). These dependencies are ignorable if scan chains feed independent logic. Therefore, it is desirable to partition the scan chains based on surrounding cone logic feeding. According to the present invention, at step 650, subsets 645 are individually partitioned based on the surrounding cone logic feeding associated with the scan cells of the pertinent set. As illustrated, step 650 partitions one subset 645n to form smaller subsets 655.

It is also desirable to place simultaneously switching cells on different power rails because the maximum amount of switching that happens in a design is typically during scan. Such requirements could limit the size of the partitions identified for re-ordering. Accordingly, at step 660, subsets 655 are individually partitioned according to simultaneously switching output (SSO) requirements of scan cells of the pertinent set. As illustrated, one subset 655b is partitioned into final sets 665a-665n at step 660. Data representative of the final sets 665a-665n are then provided to layout process 350 as partitioning information of the scan chain 605.

In furtherance of the present invention, the final sets 655 each contains scan cells that share the same clock domain, edge sensitivity type and skew tolerance level. In addition, the scan cells of each final set 655 are associated

with the same reconfigurable multiplexers and the same surrounding cone logic. Furthermore, scan cells of each final set 655 meet the same SSO requirements. Accordingly, layout tools may freely re-order scan cells within each final set without violating the ordering limitations that are embodied within the initial order of the scan chain 605.

It should be appreciated that the order in which steps 610, 620, 630, 640, 650, and 660 of Figure 6 are performed is immaterial. Rather, the aforementioned steps may be performed in an arbitrary order. For instance, scan chain partitioning step 660 based on SSO requirements may be performed prior to partitioning step 650. Furthermore, one or more of steps 610, 620, 630, 640, 650, and 660 may be omitted. Any permutations, combinations or variations of the above order should be construed to be different embodiments within the scope of the present invention. Table 1 below illustrates some exemplary variations of the partitioning order in further of the present invention.

Table 1

<u>Variation 1</u>	<u>Variation 2</u>	<u>Variation 3</u>	<u>Variation 4</u>	<u>Variation 5</u>
Step 610	Step 620	Step 610	Step 620	Step 660
Step 630	Step 630	Step 620	Step 630	Step 650
Step 640	Step 640	Step 640	Step 640	Step 640
Step 620	Step 650	Step 650	Step 660	Step 630
Step 660	Step 660			Step 620
Step 650	Step 610			Step 610

Furthermore, according to the present invention, partitioning criteria (e.g., skew tolerance levels, edge sensitivity types, etc.) are applied to a scan chain to generate partitioning information specific to a scan chain, which is, in turn, provided to the layout processes as re-ordering limitations. Therefore, it should be appreciated that, other partitioning criteria within the spirit of the present invention, although not specifically mentioned, may also be applied.

It should also be appreciated that the present invention can implemented in a computer-aided design (CAD) system in any common computer languages such as C or C++. An exemplary computer implemented process for partitioning a scan chain is illustrated below in Table 2 in pseudocode.

Table 2

BEGIN SCAN CHAIN ORDER:

Create_basic_scan_chains_based_upon_clocking ()

// To begin with the memory elements are ordered by clock domain into
// different scan chains. If the chain has to be ordered such that rising
// edge FFs need to be feeding trailing edge FFs lock-up latches are
// added.

List_of_re-orderable_sets = null;

For_Each_Scan_Chain_grow_the_re-orderable_sets) i = 0; i < Num_scan_chains; I ++) {

more_ffs_to_consider = scan_chain_ffs_as_partitioned_by_lockup_latches (i) ;

while (more_ffs_to_consider != null) {

set = null;
reset_to_not_visited (design) ;

while ((sizeof (set) < MAX) && (more-ffs-to-consider)) {

```
for (j = 0; j < more_ffs_to_consider; j++) {  
    count_primitives_not_visited_in_cone_fed_by_ff (i) ;  
5    } end for loop over remaining ffs of scan chain.  
  
    if (set == null ) {  
        ffselected = select_FF_that_feeds_largest_number_of_not_visited_primitives () ;  
10    }  
    else {  
        ffselected = select_FF_that_feeds_maximum_number_of_visited_primitives () ;  
    }  
  
15    set = set + ffselected;  
    mark_forward_cone_of_ff_as_visited ( ffselected) ;  
    more_ffs_to_consider = more_ffs_to_consider - ffselected;  
  
    } end while loop to create a set.  
20  
    List_of_re-orderable_sets = List_of_re-orderable_sets + set;  
    } end while loop over creating sets over ffs of a single scan chain.  
25 } end for loop over scan chains.
```

The example in Table 2 starts from the most restrictive solution to create sets as large as possible under the constraints where the test issues are taken care of. However, there will be restrictions on the maximum size of the sets identified based upon balancing requirements of BIST and simultaneous
30 switching concerns during scan.

The process grows the sets from the available list of scan cells in a scan chain, Once the sets are created, layout can reorder memory elements within the set. The final scan chains are composed of these sets of memory elements
35 separated by buffers, MUXes, or lock-up latches.

The present invention, a computer implemented process and system for providing layout planning for test mode circuitry of an integrated circuit design, has thus been described. By partitioning a scan chain into re-orderable sets of scan cells, and by providing partitioning information to layout processes, test-

5 related re-ordering constraints can be imposed during layout. It should be appreciated that the present invention may be implemented as a stand-alone software process for use in conjunction with conventional place-and-route tools, or may be implemented as a portion of a layout tool. While the present invention has been described in particular embodiments, it should also be

10 appreciated that the present invention should not be construed as limited by such embodiments, but should be construed according to the below claims.

US 6,442,442 B2

CLAIMS

What is claimed is:

5 1. A computer implemented process for electronic design
automation, said process comprising the steps of:
 receiving an HDL description of an integrated circuit design;
 generating a scannable netlist based on said HDL description, said
scannable netlist comprising a scan chain;
10 partitioning said scan chain into a plurality of sets of re-orderable scan
cells, wherein partitioning information which describes the scan cells of each
set is generated; and
 based on said partitioning information, re-ordering scan cells of said
scan chain during layout processes of said integrated circuit design, said step of
15 re-ordering only re-ordering scan cells of a same set and not re-ordering scan
cells of different sets.

 2. The computer implemented process as recited in Claim 1 wherein
said step of partitioning further comprises the step of grouping scan cells of said
20 scan chain into different sets based on their respective clock domains.

3. The computer implemented process as recited in Claim 1 wherein said step of partitioning further comprises the step of grouping scan cells of said scan chain into different sets based on their respective edge sensitivity types.

5 4. The computer implemented process as recited in Claim 1 wherein said step of partitioning further comprises the step of grouping scan cells of said scan chain into different sets based on their respective positions in relation to a reconfigurable multiplexer of said scan chain.

10 5. The computer implemented process as recited in Claim 1 wherein said step of partitioning further comprises the step of grouping scan cells of said scan chain into different sets based on their respective clock skew tolerance levels.

15 6. The computer implemented process as recited in Claim 1 wherein said step of partitioning further comprises the step of grouping scan cells of said scan chain into different sets based on their respective surrounding cone logic.

20 7. The computer implemented process as recited in Claim 1 wherein said step of partitioning further comprises the step of grouping scan cells of said scan chain into different sets based on their respective output switching times.

8. A computer controlled electronic design automation system comprising:

a scan-insertion system for receiving an HDL description of an integrated circuit design and for generating a scannable netlist based on said HDL

5 description, wherein said scan-insertion system inserts a scan chain of scan cells in said integrated circuit design;

a scan chain partitioning system for partitioning said scan chain into a plurality of sets of re-orderable scan cells and for reporting partitioning information indicative thereof; and

10 a place-and-route system for generating a layout from said scannable netlist, said place-and-route system for re-ordering said scan cells of said scan chain based on said partitioning information by re-ordering scan cells of a same set and not re-ordering scan cells of different sets.

15 9. The computer controlled electronic design automation system as recited in Claim 8 wherein said scan chain partitioning system forms said plurality of sets of re-orderable scan cells by grouping scan cells of said scan chain into different sets according to their respective clock domains.

20 10. The computer controlled electronic design automation system as recited in Claim 8 wherein said scan chain partitioning system forms said plurality of sets of re-orderable scan cells by grouping scan cells of said scan chain according to their respective edge-sensitivity types.

11. The computer controlled electronic design automation system as recited in Claim 8 wherein said scan chain partitioning system forms said plurality of sets of re-orderable scan cells by grouping scan cells of said scan chain according to their respective positions with respect to a reconfigurable multiplexer.

12. The computer controlled electronic design automation system as recited in Claim 8 wherein said scan chain partitioning system forms said plurality of sets of re-orderable scan cells by grouping scan cells of said scan chain based on their respective clock skew tolerance levels.

13. The computer controlled electronic design automation system as recited in Claim 8 wherein said scan chain partitioning system forms said plurality of sets of re-orderable scan cells by grouping scan cells of said scan chain based on their respective surrounding cone logic.

14. The computer controlled electronic design automation system as recited in Claim 8 wherein said scan chain partitioning system forms said plurality of sets of re-orderable scan cells by grouping scan cells of said scan chain according to their output switching times.

15. A computer system comprising:
a processor coupled to a bus; and
a computer readable memory unit coupled to said bus, said memory unit
having a program stored therein causing said computer system to perform an
5 electronic design automation process, said process comprising the steps of:

(a) receiving a scannable netlist of an integrated circuit design, said
scannable netlist comprising a scan chain having serially ordered scan
cells;

10 (b) partitioning scan chain into a plurality of sets of re-orderable scan
cells and generating partitioning information indicative thereof;

(c) providing said scannable netlist and said partitioning information
to a layout process; and

15 (d) said layout process re-ordering said scan cells of said scan chain
based on said partitioning information by only re-ordering scan cells of a
same set and not reordering scan cells of different sets.

16. The computer system as recited in Claim 15 wherein said step (b)
of said process further comprises the step of grouping scan cells of said scan
chain into different sets based on their respective clock domains.

20 17. The computer system as recited in Claim 15 wherein said step (b)
of said process further comprises the step of grouping scan cells of said scan
chain into different sets based on their respective edge sensitivity types.

18. The computer system as recited in Claim 15 wherein said step (b) of said process further comprises the step of grouping scan cells of said scan chain into different sets based on their respective positions in relation to a reconfigurable multiplexer of said scan chain.

19. The computer system as recited in Claim 15 wherein said step (b) of said process further comprises the step of grouping scan cells of said scan chain into different sets based on their respective clock skew tolerance levels.

20. The computer system as recited in Claim 15 wherein said step (b) of said process further comprises the step of grouping scan cells of said scan chain into different sets based on their respective surrounding cone logic.

21. The computer system as recited in Claim 15 wherein said step (b) of said process further comprises the step of grouping scan cells of said scan chain into different sets based on their respective output switching times.

22. A method of constructing a scan chain comprising the steps of:

a) adding scan cells to a netlist description of an integrated circuit design, said scan cells being coupled serially together to form a first scan chain having a scan cell ordering;

b) partitioning said scan cells of said first scan chain into sets of scan cells and generating partitioning information indicative thereof, said step b) comprising the steps of:

b1) partitioning said scan cells of said first scan chain into sets according to the clock domain of said scan cells wherein scan cells of a given set share the same clock domain; and

b2) partitioning scan cells of said sets of step b1) into subsets according to edge sensitivity of said scan cells wherein scan cells of a given subset share the same edge sensitivity and the same clock domain; and

c) constructing a second scan chain by breaking said scan cell ordering of said first scan chain and reordering said scan cells based on said partitioning information wherein only scan cells of a same set are allowed to be reordered.

23. The method as described in Claim 22 wherein said step c) is performed during placing and routing processes performed on said netlist description.

24. The method as described in Claim 23 wherein said step b) further comprises the step of partitioning scan cells of said subsets of step b2) into subsets according to the relative positions of said scan cells to a reconfigurable multiplexer of said first scan chain wherein scan cells of a given subset share

the same edge sensitivity, the same clock domain and the same relative position to said reconfigurable multiplexer.

25. The method as described in Claim 23 wherein said step b) further
5 comprises the step of partitioning scan cells of said subsets of step b2) into subsets according to the respective surrounding cone logic of said scan chains wherein scan cells of a given subset share the same edge sensitivity, the same clock domain and the same surrounding cone logic.

10 26. The method as described in Claim 23 wherein said step b) further comprises the step of partitioning scan cells of said subsets of step b2) into subsets according to the respective switching times of said scan chains wherein scan cells of a given subset share the same edge sensitivity, the same clock domain and the same power rail.

SYSTEM AND METHOD FOR HIGH-LEVEL
TEST PLANNING FOR LAYOUT

ABSTRACT OF THE DISCLOSURE

5 A process and system for placement planning for test mode circuitry of an integrated circuit design. The novel method includes the steps of partitioning a scan chain of a netlist into sets of re-orderable scan cells. The netlist is passed to layout processes and therein the scan cells of the scan chain are re-ordered based on the sets. According to one embodiment of the present invention, the scan-chain is partitioned into a number of different sets based the respective clock domains, edge sensitivity types, skew tolerance levels, surrounding cone logic, reconfigurability and simultaneous output switching requirements of the scan cells. Data representative of the resulting sets are then provided to the place-and-route processes to be used as re-ordering limitations. Particularly, the re-ordering limitations restrict the rearrangement of scan cells among different sets. The placement and routing processes, however, are not restricted from rearranging the order of scan cells within the same set. The present invention thereby allows a better designed integrated circuit to be designed and fabricated.

20




Fig. 1
(Prior Art)




Fig. 2




Fig. 3

FIG. 4A






FIG. 4B





SCAN
CHAIN
510

FIG.5A




Fig. 6

Declaration and Power of Attorney for a Patent Application

Declaration

As below named inventor, I hereby declare that my residence post office address, and citizenship are as stated below my name. Further, I hereby declare that I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

SYSTEM AND METHOD FOR HIGH-LEVEL TEST PLANNING FOR LAYOUT

the specification of which:

☒ is attached hereto, or
 was filed on as application serial no. : and
 was amended on

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above; and

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56(a).

Foreign Priority Claim

I hereby claim foreign priority benefits under Title 35, United States Code Section 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Number	Country	Date Filed	Priority Claimed
..... yes no
..... yes no

U.S. Priority Claim

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Serial Number	Filing Date	Status (patented/pending/abandoned)
.....
.....

Power of Attorney

As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent Trademark Office connected therewith.

<u>James P. Hao</u>	Registration No.: <u>36,398</u>
<u>Anthony C. Murabito</u>	Registration No.: <u>35,295</u>
<u>John P. Wagner</u>	Registration No.: <u>35,398</u>
<u>Glenn D. Barnes</u>	Registration No.: <u>42,293</u>
<u>Wilfred H. Lam</u>	Registration No.: <u>41,923</u>
<u>Patrick W. Ma</u>	Registration No.: <u>P-44,215</u>

Send Correspondence to:

WAGNER, MURABITO & HAO
Two North Market Street, Third Floor
San Jose, California 95113
(408) 938-9060

Signatures

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor: Suryanarayana Duggirala

Inventor's Signature Suryanarayana Date 03/04/1999
Residence San Jose, California Citizenship Indian
(City State)
P.O. Address 1814 Canal Way, San Jose, California 95132

Full Name of Second/Joint Inventor: Rohit Kapur

Inventor's Signature R. Kapur Date March 4, 1999
Residence Cupertino, California Citizenship Indian
(City State)
P.O. Address 19120 Meiggs Lane, Cupertino, California 95014

Full Name of Third/Joint Inventor: Thomas W. Williams

Inventor's Signature _____ Date _____
Residence Boulder, Colorado Citizenship USA
(City State)
P.O. Address 4248 Sumac Court, Boulder, Colorado 80301-1641

**Declaration and Power of Attorney
for a Patent Application**

Declaration

As below named inventor, I hereby declare that my residence post office address, and citizenship are as stated below my name. Further, I hereby declare that I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

SYSTEM AND METHOD FOR HIGH-LEVEL TEST PLANNING FOR LAYOUT

the specification of which:

☒ is attached hereto, or
..... was filed on as application serial no. : and
..... was amended on

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above; and

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56(a).

Foreign Priority Claim

I hereby claim foreign priority benefits under Title 35, United States Code Section 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Number	Country	Date Filed	Priority Claimed
..... yes no
..... yes no

U.S. Priority Claim

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Serial Number	Filing Date	Status (patented/pending/abandoned)
.....
.....

Power of Attorney

As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent Trademark Office connected therewith.

James P. Hao	Registration No.: 36,398
Anthony C. Murabito	Registration No.: 35,295
John P. Wagner	Registration No.: 35,398
Glenn D. Barnes	Registration No.: 42,293
Wilfred H. Lam	Registration No.: 41,923
Patrick W. Ma	Registration No.: P-44,215

Send Correspondence to:

WAGNER, MURABITO & HAO
Two North Market Street, Third Floor
San Jose, California 95113
(408) 938-9060

Signatures

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor: Suryanarayana Duggirala

Inventor's Signature _____ Date _____
Residence San Jose, California Citizenship Indian
(City State)
P.O. Address 1814 Kanal Way, San Jose, California 95132

Full Name of Second/Joint Inventor: Rohit Kapur

Inventor's Signature _____ Date _____
Residence Cupertino, California Citizenship Indian
(City State)
P.O. Address 19120 Meight Lane, Cupertino, California 95014

Full Name of Third/Joint Inventor: Thomas W. Williams

Inventor's Signature T.W. Williams Date 22 MARCH 1999
Residence Boulder, Colorado Citizenship USA
(City State)
P.O. Address 4248 Sumac Court, Boulder, Colorado 80301-1641